Espressif Systems /ESP32-C2 /SPI0 /CACHE_FCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CACHE_FCTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CACHE_REQ_EN)CACHE_REQ_EN 0 (CACHE_USR_ADDR_4BYTE)CACHE_USR_ADDR_4BYTE 0 (CACHE_FLASH_USR_CMD)CACHE_FLASH_USR_CMD 0 (FDIN_DUAL)FDIN_DUAL 0 (FDOUT_DUAL)FDOUT_DUAL 0 (FADDR_DUAL)FADDR_DUAL 0 (FDIN_QUAD)FDIN_QUAD 0 (FDOUT_QUAD)FDOUT_QUAD 0 (FADDR_QUAD)FADDR_QUAD

Description

SPI0 bit mode control register.

Fields

CACHE_REQ_EN

For SPI0, Cache access enable, 1: enable, 0:disable.

CACHE_USR_ADDR_4BYTE

For SPI0, cache read flash with 4 bytes address, 1: enable, 0:disable.

CACHE_FLASH_USR_CMD

For SPI0, cache read flash for user define command, 1: enable, 0:disable.

FDIN_DUAL

For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio.

FDOUT_DUAL

For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio.

FADDR_DUAL

For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio.

FDIN_QUAD

For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio.

FDOUT_QUAD

For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio.

FADDR_QUAD

For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio.

Links

() ()